
2011-2012 Microchip Technology Inc.
Preliminary
DS61168D-page 149
PIC32MX1XX/2XX
REGISTER 11-1:
[pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER(1)
Bit
Range
Bit
31/23/15/7
Bit
30/22/14/6
Bit
29/21/13/5
Bit
28/20/12/4
Bit
27/19/11/3
Bit
26/18/10/2
Bit
25/17/9/1
Bit
24/16/8/0
31:24
U-0
—
23:16
U-0
—
15:8
U-0
—
7:0
U-0
R/W-0
—
—[pin name]R<3:0>
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 31-4
Unimplemented: Read as ‘0’
bit 3-0
[pin name]R<3:0>: Peripheral Pin Select Input bits
Where [pin name] refers to the pins that are used to configure peripheral input mapping. See
Table 11-1 for
input pin selection values.
Note 1: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.
REGISTER 11-2:
RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER(1)
Bit
Range
Bit
31/23/15/7
Bit
30/22/14/6
Bit
29/21/13/5
Bit
28/20/12/4
Bit
27/19/11/3
Bit
26/18/10/2
Bit
25/17/9/1
Bit
24/16/8/0
31:24
U-0
—
23:16
U-0
—
15:8
U-0
—
7:0
U-0
R/W-0
—
—RPnR<3:0>
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 31-4
Unimplemented: Read as ‘0’
bit 3-0
RPnR<3:0>: Peripheral Pin Select Output bits
Note 1: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.